Link to inside page

Microcomputer:Important Notices

"TX49/L3 Core Product Specification Update" is updated.

Jan,2007

Product Types
64-bit RISC microprocessor: TX49 Family
  • TX49/L3 Core
Overview

The EJTAG ICE should not execute the CFC0 and CTC0 instructions while an external bus master using the GREQ/GGNT or GHPGREQ/GHPGGNT signals owns the G-Bus for ET concurrency operations. Otherwise, the GBSTART signal is asserted improperly.

Details

"TX49/L3 Core Product Specification Update"

Top of this page